The final output of the synthesis phase of a design flow is the
A、netlist
B、bitstream
C、timing simulation
D、device pin numbers
发布时间:2025-01-25 16:04:29
A、netlist
B、bitstream
C、timing simulation
D、device pin numbers